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Development of Cu-Core Pb-Free Solder Bumps
Daobin Mu,z Kazuo Kondo,* and Junpei Maeda
Department of Applied Chemistry, Okayama University, Okayama, 700-0082, Japan
Cu-core Pb-free solder bumps were developed by electrodeposition in combination with photolithography. A bump with a pitch of
100 mm and a diam of 50 mm was successfully achieved with dry film resist ~80 mm thick! under optimum process conditions, and
the bumps reached the target height of 50 6 5 mm. The adoption of a dummy pattern improved the height uniformity of the
bumps. Pull test results showed that the shear strength of the Cu bump ~around 45 gf! was obtained by the soft-etching pretreat-
ment of the Cu foil surface. Sn-Zn, Sn-Ag, Sn-Cu, and Sn-Bi platings were deposited as Pb-free solders with near-eutectic
compositions. In particular, the interface properties of Sn-Zn solder plating/Cu were investigated after reflowing in this study, as
well as the effect of Ni plating as an under ball metallurgy layer on compound formation at the interface. It was found that a
compound of Y-Cu5Zn8 layer existed in the interface of the reflowed Sn-Zn plating/Cu. The Ni plating layer inhibited the
formation of the interface Y-Cu5Zn8 compound with reflowing.
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The trend of electronic devices toward being high performance,
downsize, and lightweight requires an interconnection technology of
high density such as a flip chip package which is suitable for high
input/output numbers, and packaging miniaturization in the elec-
tronic industry.1,2 The fabrication of solder bumps is a critical step in
the technology of high-density bonding, and it is usually performed
with low-cost screen printing. However, with the resolution limita-
tion, this method cannot meet the requirement on preparing fine
solder bumps. Electrodeposition is a very attractive technique used
recently in the formation of solder bumps with small size and fine
pitch.3-8
Our project aimed to develop Cu-core Pb-free solder bumps for
application in high-density interconnections by electrodeposition
combined with photolithography. The adoption of the Cu core is to
prevent the deformation of solder during the reflow process, in ad-
dition to its advantages of thermal and electrical conductivity. Also,
there are increasing demands for Pb-free products in the electronics
industry worldwide because of the detrimental effects of Pb element
in the environment.9-13 Additionally, soft errors caused by alpha par-
ticles emitted from Pb in solder bumping are also of special concern
in high-density interconnections.14 Thus, Pb-free solders are cur-
rently receiving much interest in the field of electronic interconnec-
tion.
This study was intended to attach a layer of Pb-free plating on
the surface of a Cu core bump to make it a Cu-core Pb-free solder
bump. In this work, the Cu bump preparation was studied with pat-
tern electroplating, and the height uniformity and the shear strength
of the Cu bump were discussed as well. Sn-Zn, Sn-Ag, Sn-Cu, and
Sn-Bi platings were deposited as Pb-free solders, and an investiga-
tion was carried out on the interface property of reflowed Sn-Zn
plating/Cu.
Experimental
Bump patterns were formed on dry film resist ~DFR! that was
laminated on Cu foil, and then Cu plating and lead-free plating were
sequentially deposited into the pattern. Finally, Cu core-solder
bumps were obtained by removing the DFR. Figure 1 presents the
preparation process of Cu core-solder bump. The DFR ~80 mm
thick-ORDYL MP100, TOK Co. Ltd.! was employed for the fabri-
cation of bump patterns with a pitch of 100 mm and a diam of 50
mm. A negative photo mask was adopted during the process of pho-
tolithography, as shown in Fig. 2. A dummy pattern, which included
dummy lines around the pattern ~841 holes!, was also attempted to
improve the uniformity of bump height.
A polarization test of the patterned Cu foil was performed with
an HZ-3000 automatic polarization system ~Hokuto Denko, Co.
Ltd.!, and a saturated calomel electrode ~SCE! was used as reference
electrode. The depositions of Cu bump and Pb-free solder were con-
ducted by the galvanostatic method at room temperature ~Hokuto
Denko, Co. Ltd. potentiostat/galvanostat HA-151!. Figure 3 shows
the experimental device. A commercial Cu plating bath ~OPC high
purity Cu plating bath, Okuno Chemical Industries Co. Ltd.! with
additives was used in the Cu bump deposition. This bath composi-
tion was similar to that of the basic bath ~1.85 M H2SO4 , 0.6 M
CuSO45H2O) used in our lab; the additives included Cl2 ~50 mg/L!
and a brighter agent ~20 mL/L! from Uemura Industry Co. Ltd. The
cathode current density was 15-30 mA/cm2 during the process of
electrodeposition, and a Cu plate served as an anode.
The cathode current density was 20-40 mA/cm2 during the depo-
sitions of Sn-Zn, Sn-Cu, Sn-Bi, and Sn-Ag plating on Cu, and the Sn
plate served as an anode. The plating baths of Pb-free solder were
from Ishihara Chemical Co. Ltd. ~Sn90/10Zn, Sn99.3/0.7Cu, Sn95/
5Bi, Sn96.5/3.5Ag!. The composition of the Pb-free plating layer
was analyzed by energy dispersive X-ray analysis. Ni plating was
deposited as an under ball metallurgy ~UBM! layer at the interface
of the Sn-Zn plating/Cu foil with the bath of Ni plating. The cathode
was rotated at 300 rpm during the electrodeposition processes.
The height of the Cu bump was measured by the laser detection
method. The shear strength of the bump was examined by the pull
test ~bond tester 2400A, Dage Precision Industries!.
The Sn-Zn plating layer on Cu foil was reflowed in a vacuum
furnace for 1 min at a peak temperature of 229°C. The rate of the
temperature increase was 16.7°C/min. The morphology of the Cu
bump was observed by scanning electron microscopy ~SEM, JEOL,
JSM-5500s!, and the interface microstructure of the reflowed Sn-Zn
plating/Cu sample was observed by field-emission-scanning electron
microscopy ~FE-SEM, Hitachi, S-4300! and transmission electron
microscopy ~TEM, Hitachi, H-700H!. The element depth profile of
this reflowed sample was analyzed by glow discharge spectrometry
~GDS, Horiba, JY-5000RF!.
Results and Discussion
Cu bump preparation.—DFR was better than spin-coating resist
in forming a thicker pattern on Cu foil. The 80 mm thick DFR
showed good resolution which ensured the achievement of patterns
with a pitch of 100 mm. The DFR could be removed by alkaline
solution. Table I gives optimum parameters for the photolithography
process of DFR. A fine pattern was obtained on Cu foil under these
conditions, as seen in Fig. 4.
Polarization tests were carried out on this patterned Cu foil elec-
trode and the plate Cu foil electrode in the Cu plating bath at room
temperature with a scan rate of 20 mV/s. The results are illustrated
in Fig. 5. The polarization curve of the patterned sample shows a
diffusion limitation region where the current density ~about 63
mA/cm2! does not change in the potential range around 0.5-0.9 V
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Figure 2. The scheme of photo mask used in photolithography process.
Figure 3. Schematic diagram of rotation cathode.
Figure 4. The morphology of the pattern formed on Cu foil.
Figure 5. Polarization curves of patterned and plate Cu foil electrodes in Cu
plating bath, 300 rpm, with scan rate 20 mV/s.
Figure 6. The morphology of Cu bump prepared with the pattern on 80 mm
thick DFR ~SEM!.
Table I. Photolithography parameters of 80 mm thick DFR.
Exposure
time
Developing
bath
Developing
temperature
The time of
shower
developing
Developing
pressure
4 s 1 wt % Na2CO3 50 6 3°C 6 min 5 kgf/cm
2
Figure 1. Flow diagram of preparation processes for Cu-core Pb-free solder
bumps.
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~vs. SCE!. However, there is no such limiting current density up to
the potential of 1.0 V ~vs. SCE! in the polarization of the plate
electrode. Evidently, this phenomenon is due to the mass-transfer
limitation of copper ion caused by the high aspect pattern.
However, for the patterned electrode, there is a wide current
regime of Tafel reaction before reaching the limiting current density
of 63 mA/cm2 according to the polarization curve. So, the current
density of 15-30 mA/cm2 located in the Tafel region was applied in
Cu electrodeposition. The Cu deposition reaction on the patterned
electrode was not affected by the mass-transfer limitation of copper
ion in this study.
Cu bump preparation was completed successfully with the pre-
viously described patterned Cu foil and the removal process of DFR
~MP removal bath, 40°C, TOK Co. Ltd.!. Figure 6 shows the images
of uniform Cu bumps with a pitch of 100 mm and a diam of 50 mm.
The smooth surface of the Cu bump, which was attributed to the
additives’ effects in the Cu plating bath, made it more accurate to
measure the bump height by laser detection.
The test results for the bump height ~841 bumps! are shown in
Fig. 7. Generally, the bumps around the circumference of the pattern
are relatively high in the whole distribution map of height. This is
attributed to the concentration of cathode current around the pattern.
However, the bumps almost reach the height of 45-55 mm aimed for
the solder bump, even though the height uniformity needs to be
further modified for all bumps.
Figure 8 shows the heights of the bumps that were obtained by a
modified pattern with 4 dummy lines around the pattern ~841 holes!.
In this case of the dummy pattern, all bump heights are located in
the range of 45-55 mm. So, 100% of bumps with a height of
50 6 5 mm was achieved by this dummy pattern. The dummy lines
around the pattern modified the distribution of cathode current on
the pattern surface and made the deposition of Cu on the pattern
more uniform. The height uniformity of the bumps is effectively
improved by the dummy pattern.
Shear strength of Cu bump.—The surface of the Cu foil was
treated by a soft-etching bath at 25°C for 3 min and acid cleaning at
40°C for 3 min before Cu electrodeposition to improve the shear
strength of the Cu bumps. This kind of soft-etching bath was a
sodium supersulfated solution from Uemura Industry Co. Ltd. Fig-
ure 9 shows measurement results of samples with/without the soft-
etching pretreatment.
It is seen that the shear strength of the pretreated sample, around
45 gf, is twice that of the sample without the pretreatment. This can
be attributed to the surface roughening of Cu foil with the pretreat-
ment, which improved the adhesion of Cu bumps on Cu foil, as
shown in Fig. 10. Soft-etching pretreatment plays a role in increas-
ing the shear strength of Cu bumps.
Pb-free solder plating.—Pb-free plating was electrodeposited se-
quentially on the Cu bumps ~see the electrodeposition process in
Fig. 1!. Figure 11 shows the morphology of Cu core bumps with
Pb-free plating of Sn-Zn.
The composition of the Pb-free plating is given in Table II. The
analysis results indicate that near-eutectic Pb-free alloys ~excluding
Sn-Bi alloy! which were expected to be used as solder materials
Figure 7. Distribution map of Cu bump height ~bumps prepared with the
pattern on 80 mm thick DFR!.
Figure 8. Distribution map of Cu bump height ~bumps prepared with the
dummy pattern on 80 mm thick DFR!.
Figure 9. Shear strength of Cu bump with/without soft-etching pretreat-
ment.
Figure 10. The morphology of Cu foil surface before/after the soft-etching
pretreatment ~FE-SEM!.
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were obtained. The melting point of Sn-10 wt %Zn plating is the
lowest among these four kinds of plating,15 making it a promising
material for low-temperature solder.16,17
The interfacial property of the reflowed Sn-Zn plating/Cu foil
was primarily investigated in this work, as seen in Fig. 12. A dark
layer ~indicated by the arrow in Fig. 12b! appears at the interface of
the reflowed Sn-Zn plating/Cu. This is considered to be interface
reaction layer caused by the active element of Zn diffusing to the
interface during reflow, as reported for a Sn-Zn solder ball/Cu
substrate.16,18 GDS analysis clarified the element distribution in the
reflowed Sn-Zn plating/Cu, as indicated in Fig. 13. It is found that
there exists an interface region composed of elements of Cu, Sn, and
Zn between Sn-Zn plating and Cu, which could be due to the diffu-
sions of elements during reflow. The Zn peak is especially signifi-
cant compared with its content in the bulk of the Sn-Zn plating
layer. It means that the content of active Zn clearly increases at the
interface region with reflowing. Accordingly, it is reasonable that
compounds were formed because of reactions among these elements
diffusing to the interface region during the process of reflowing, in
particular, in consideration of active Zn diffusion to the interface.
TEM observation provided a further analysis on the interface
microstructure of reflowed Sn-Zn plating/Cu, as seen in Fig. 14. It
shows more clearly the interface layer, which consisted of
Y-Cu5Zn8 compound predominantly according to the diffraction
pattern. This result confirms that a Cu-Zn compound was formed at
the interface of Sn-Zn plating/Cu with the reflow at 229°C.
The reaction layer affects joint reliability because the Cu-Zn
compound layer is unstable, and an interface reaction can proceed at
high temperature.16 Here, we attempted to attach Ni plating on the
interface between Cu and Sn-Zn plating as a barrier layer to prevent
Y-Cu5Zn8 compound formation. Figure 15 gives the interface mor-
phology of the reflowed Sn-Zn plating/Ni plating/Cu. The result
shows that, with Ni plating at the interface of the reflowed Sn-Zn
plating/Cu, no reaction layer like the one that appeared in the case
without Ni plating ~see Fig. 12b! exists at the interface. It is indi-
cated that Ni plating plays a role in inhibiting the formation of the
interface layer during reflowing. As seen in the GDS analysis
Figure 11. The morphology of Cu bumps with Sn-10 wt %Zn plating
~SEM!.
Figure 12. Cross-sectional morphology of Sn-10 wt %Zn plating/Cu ~FE-
SEM!: ~a! as deposited and ~b! reflowed.
Figure 13. The element distribution in reflowed Sn-10 wt %Zn plating/Cu
~GDS!.
Figure 14. Interface microstructure of reflowed Sn-10 wt %Zn plating/Cu
~TEM!.
Table II. The composition of Pb-free plating.
Solder plating Sn/Cu Sn/Ag Sn/Zn Sn/Bi
Alloy contents ~wt %! 1.3 3.3 10.5 5.0
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~Fig. 16! of the reflowed Sn-10 wt %Zn/Ni/Cu, no Zn peak exists at
the interface region where Ni plating is predominant. Ni plating
served as a barrier layer to Zn diffusion to the interface during
reflow. As a result, the Zn-Cu compound would not be formed at the
interface of reflowed Sn-10 wt %Zn/Cu with a Ni UBM layer.
Conclusions
1. Cu core solder bumps with a pitch of 100 mm and a diam of
50 mm were successfully prepared by an electrodeposition method
combined with a photolithography technique.
2. Uniform bumps with a height of 50 6 5 mm were achieved
with 80 mm thick DFR. The height uniformity of the bumps was
further improved by using a dummy pattern.
3. A reaction layer consisting of a Y-Cu5Zn8 compound was
formed at the interface of the reflowed Sn-10 wt %Zn plating/Cu. Ni
plating, which served as a UBM layer, played the role of barrier to
the formation of a reaction layer at this interface.
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Figure 15. Cross-sectional morphology of reflowed Sn-10 wt %Zn
plating/Cu with Ni plating at its interface ~FE-SEM!.
Figure 16. The element distribution in reflowed Sn-10 wt %Zn plating/Cu
with Ni plating at its interface ~GDS!.
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